


Mattias Andersson, Jonas Lindstrand, Martin Liliebladh, Ping Lu, Daniele Mastantuono, Luca Fanori, Martin Anderson, Lars Sundström, Pietro Andreani

> Department for Electrical and Information Technology Lund University




Overview

- An beautiful continuous-time $\Delta\Sigma$ A/D converter
 - Mattias Andersson
- An impressive 30dBm power amplifier
 - Jonas Lindstrand
- An amazing time-to-digital converter
 - Ping Lu


Continuous-Time $\Delta\Sigma$ ADC for LTE

• 3rd order, 3-bit, f_s=288MHz, BW=9MHz (OSR=16)






Simulation results









Very good predictions with spectreRF + transient noise


Power Amplifier in 65nm CMOS



Chip photograph



Measurement results



STATE OF THE ART!

Time-to-digital converter (TDC)




> Smaller TDC-cell delay (Δt_{delay}) \rightarrow lower in-band PLL noise

Vernier TDC → τ₁-τ₂ = Δt_{delay} < τ₁ (τ₂)
However, a very large number of stages are required

Ring-Oscillator (RO) TDC \rightarrow large detection range with few stages


✓ Gated-RO TDC \rightarrow quantization noise pushed to high frequencies



However, coarse resolution still limited by an inverter delay


Vernier + gated ring oscillator

> New TDC \rightarrow combines Vernier + GRO




High Vernier time resolution + First-order noise shaping

Noise shaping





Chip photograph



Area	0.027mm ²
Process	90nm CMOS
Current (Supply)	3mA (1.2V)
Vernier resolution	~5ps
Effective in-band resolution (OSR= 16)	~3ps

Presented at ESSCIRC 2011

3rd highest ranked paper in the RF sub-committee! (only 0.03 from top!)



