




LUND  
UNIVERSITY

# III-V MOSFETs for RF Applications


LARS-ERIK WERNERSSON




# Current Trends in Device Scaling



## Transistor Innovations Enable Technology Cadence



# Current Trends in Device Scaling




## Transport Enhancement


Graphene

III-Vs


Strained  
Si



**X2 performance increase**



**x10 power reduction**




**Electrostatics**

Planar  
Technologies

FinFets  
Trigates

Nanowires





- III/V MOSFETs are considered for integration in digital logic
  - III/V MOSFETs may have advantages for RF-applications
    - Gate isolation
    - Single supply voltages
    - Reduced Power Consumption (*quantification needed*)
  - Drive current is limited by the access resistance
  - Scaling scenarios targets  $R_{\text{access}}$  of 145-228  $\Omega\mu\text{m}$  at the 15 nm node
- => Need for regrown (MOCVD) source and drain contact layers.




# Outline

---

- **Motivation**
  - **MOSFET design criteria**
- **DC results**
- **RF characterisation**
- **Wavelet Generators (mm-Wave Circuits)**
- **Summary**



# MOSFET Design Criteria



Low on-resistance ( $R_{ON}$ )

High injection velocity →  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$

Avoid heterostructure access regions → Epitaxial regrowth



Minimize  $R_{\text{access}}$  → Self-alignment  
→ Thin S/D spacers

Scalable  $L_g$  → Surface channel


High-Quality Dielectric → Gate-last process

High frequency compatibility


Trade-off between  $R_{ON}$  and  $C_{G,\text{par}}$




# DC Characterization $L_g=55$ nm



## Output characteristics




## Transfer characteristics




$R_{on} = 199 \text{ } \Omega\mu\text{m}$ ,  $\max I_d = 2.0 \text{ mA}/\mu\text{m}$ ,  $\max g_m = 1.9 \text{ mS}/\mu\text{m}$



# S-parameter Characterization



- $L_g=55$  nm,  $W_g=21.6$   $\mu\text{m}$  device characterized to 70 GHz
- Modeling accounts for impact ionization and border traps




Egard et al IEEE EDL 2012






# S-parameter Characterization



Small-signal model includes effects related to impact ionization, band-to-band tunneling and conduction via border traps



$$C_{gd1} = 7.2 \text{ fF}$$


$$C_{gd2} = 19 \text{ fF}$$

$$g_{mint} = 3.0 \text{ mS}/\mu\text{m}$$


Frequency dependent  $g_m$ !

Border traps  $9 \times 10^{19} \text{ cm}^{-3}$




*Johansson et al IEEE T-ED 2012 submitted*



# III-V MOSFET/RTD Integration



## Co-integration of InP/InGaAs MOSFET and RTD on SI InP Substrate



**Low  $R_{on}=199\Omega\text{cm}$**


**High  $I_{on}=2.0\text{mA}/\mu\text{m}$**

**High  $g_m=1.9\text{mS}/\mu\text{m}$**

*Egard et al IEEE EDL 2012*





# 2nd Generation Wavelet Generator



The MOSFET is used to switch the oscillator current

The inductance is given by a coplanar waveguide (CPW) stub



$$L_t = 22 \text{ pH}$$





$$C = 4.5 \text{ fF}/\mu\text{m}^2$$

$$A = 2.2 \times 22 \text{ } \mu\text{m}^2$$

$$g_{\text{min}} = -120 \text{ mS}$$



# 2nd Generation Wavelet Generator



$$f_0 = 70 \text{ GHz}$$

$$t_p = 41 \text{ ps}$$

$$\text{PRF} = 15 \text{ Gpulses/s}$$

$$P_{out} = 7 \text{ dBm}$$


$$P_{dc} = 29 \text{ mW}$$

$$E_p = 1.9 \text{ pJ/pulse}$$

$$10\text{-dBc bandwidth } 20.5 \text{ GHz}$$






# Surfaces of InAs Nanowires



## InAs/HfO<sub>2</sub> nanowire capacitors

## XPS on InAs nanowires



Nanowire capacitors behave like planar InAs capacitors


Temperature and frequency dependence

Holes may play a role due to narrow gap



Less effective oxide reduction



# Nanowire Transistors



## Transport in thin (15 nm) InAs NWs



Lateral transistors

100 nm  $L_g$

Doping reduces  
access resistance

$R_{on} = 260 \Omega \mu m$

Max  $g_m = 1.2 \text{ S/mm}$


$I_d = 34 \text{ MA/cm}^2$  or  $1.2 \text{ A/mm}$

Best  $g_m/g_0 = 50$

**Simulated data  
(tight binding)**

$I_{on} \sim 80 \mu A$






$I_{on,exp} = 30 \mu A$



*Dey et al IEEE EDL 2012*




# Nanowire Inverters



# The Nanoelectronics Group

NANO  
ELECTRONICS  
GROUP



## Professors

Lars-Erik Wernersson  
Erik Lind

## Post. Docs

Johannes Svensson  
Jiongjong Mo  
Mikael Egard  
Mats Ärlelid

## Ph.D.-students

Karl-Magnus Persson  
Anil Dey  
Sofia Johansson  
Martin Berg  
Kristofer Jansson  
Lars Ohlsson  
Jun Wu  
Elvedin Memisevic  
Aein Shiribadi  
Cezar Zota

